Login / Signup

Modeling the computational efficiency of 2-D and 3-D silicon processors for early-chip planning.

Matthew GrangeAxel JantschRoshan WeerasekeraDinesh Pamunuwa
Published in: ICCAD (2011)
Keyphrases