Login / Signup
Testing High-Speed IO Links Using On-Die Circuitry.
Priya Iyer
Shailendra Jain
Bryan Casper
Jason Howard
Published in:
VLSI Design (2006)
Keyphrases
</>
high speed
low power
test cases
real time
link analysis
focal plane
data mining
machine learning
genetic algorithm
search algorithm
highly efficient
test suite
high speed networks