Sign in

A retargetable VLIW compiler framework for DSPs withinstruction-level parallelism.

Subramanian RajagopalanSreeranga P. RajanSharad MalikSandro RigoGuido AraujoKoichiro Takayama
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2001)
Keyphrases
  • level parallelism
  • artificial intelligence
  • general purpose
  • low cost
  • computing environments