Login / Signup

A Test Methodology for Interconnect Structures of LUT-based FPGAs.

Hiroyuki MichinishiTokumi YokohiraTakuji OkamotoTomoo InoueHideo Fujiwara
Published in: Asian Test Symposium (1996)
Keyphrases
  • high speed
  • data mining
  • information systems
  • low cost
  • field programmable gate array