Login / Signup
Formal verification of embedded system designs at multiple levels of abstraction.
Xi Chen
Fang Chen
Harry Hsieh
Felice Balarin
Yosinori Watanabe
Published in:
HLDVT (2002)
Keyphrases
</>
levels of abstraction
formal verification
model checking
abstraction levels
model checker
bounded model checking
genetic algorithm
artificial intelligence
reverse engineering
symbolic model checking
automated verification