Sign in

16.1 A 340mV-to-0.9V 20.2Tb/s source-synchronous hybrid packet/circuit-switched 16×16 network-on-chip in 22nm tri-gate CMOS.

Gregory K. ChenMark A. AndersHimanshu KaulSudhir SatpathySanu K. MathewSteven K. HsuAmit AgarwalRam K. KrishnamurthyShekhar BorkarVivek De
Published in: ISSCC (2014)
Keyphrases