Variable-duty-cycle scheduling in double-edge-triggered flip-flop-based high-level synthesis.

Keisuke Inoue Mineo Kaneko

Published in: ISCAS (2011)

Keyphrases

high level synthesis
duty cycle
flip flops
real time
scheduling problem
parallel architecture
design space exploration
parallel machines