An improved output compaction technique for built-in self-test in VLSI circuits.

Sunil R. Das H. T. Ho Wen-Ben Jone Amiya R. Nayak

Published in: VLSI Design (1995)

Keyphrases

vlsi circuits
low power
built in self test
high speed
computer vision
input data
energy consumption
mixed signal