Login / Signup

Automated design space exploration of transient fault detectable datapath based on user specified power and delay constraints.

Anirban SenguptaSaumya Bhadauria
Published in: VLSI-DAT (2015)
Keyphrases