Login / Signup

High-Precision PLL Delay Matrix With Overclocking and Double Data Rate for Accurate FPGA Time-to-Digital Converters.

Poki ChenJian-Ting LanRuei-Ting WangNguyen My QuiJohn Carl Joel S. MarquezSeiji KajiharaYousuke Miyake
Published in: IEEE Trans. Very Large Scale Integr. Syst. (2020)
Keyphrases