A Unified Approach for Full Chip Statistical Timing and Leakage Analysis of Nanoscale Circuits Considering Intradie Process Variations.
Sarvesh BhardwajSarma B. K. VrudhulaAmit GoelPublished in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2008)