• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Gate-level body biasing for subthreshold logic circuits: analytical modeling and design guidelines.

Domenico AlbanoMarco LanuzzaRamiro TacoFelice Crupi
Published in: Int. J. Circuit Theory Appl. (2015)
Keyphrases
  • logic circuits
  • design guidelines
  • low power
  • design issues
  • low cost
  • image analysis
  • design process
  • interface design