Login / Signup

Post-Layout Gate Sizing for Interconnect Delay and Crosstalk Noise Optimization.

Narender HanchateNagarajan Ranganathan
Published in: ISQED (2006)
Keyphrases