Login / Signup

Application of Scanning Capacitance Microscopy on SOI device with wafer edge low yield pattern.

Changqing ChenGhim Boon AngPeng Tiong NgFrancis RivaiSoh Ping NeoDayanand NagalingamKim Hong YipJeffery LamZhihong Mai
Published in: Microelectron. Reliab. (2017)
Keyphrases
  • high speed
  • pattern matching
  • neural network
  • information systems
  • website
  • image analysis
  • high resolution
  • gray level
  • pattern discovery
  • integrated circuit