Login / Signup
New clock-gating techniques for low-power flip-flops.
Antonio G. M. Strollo
Ettore Napoli
Davide De Caro
Published in:
ISLPED (2000)
Keyphrases
</>
power dissipation
low power
flip flops
power consumption
high speed
low cost
power reduction
cmos technology
logic circuits
digital signal processing
low power consumption
mixed signal
power saving
computer vision
energy efficiency
image sensor