Login / Signup

Efficient Algorithms for Identifying the Minimum Leakage States in CMOS Combinational Logic.

Kaviraj ChopraSarma B. K. VrudhulaSarvesh Bhardwaj
Published in: VLSI Design (2004)
Keyphrases
  • square error
  • high speed
  • probability distribution
  • low cost
  • analog vlsi
  • machine learning
  • image processing
  • power consumption
  • finite state machines
  • power supply
  • single chip
  • delay insensitive
  • vlsi circuits