Arithmetic built-in self-test for DSP cores.

Katarzyna Radecka Janusz Rajski Jerzy Tyszer

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1997)

Keyphrases

built in self test
signal processing
digital signal processor
digital signal processing
integrated circuit
high speed
floating point
level parallelism
multi agent
real time
digital signal processors
databases
machine learning
learning algorithm
multiscale
low cost
digital signal
data sets