Login / Signup

Geometric approach to chip-scale TSV shield placement for the reduction of TSV coupling in 3D-ICs.

Caleb SerafyBing ShiAnkur Srivastava
Published in: ACM Great Lakes Symposium on VLSI (2013)
Keyphrases