Login / Signup

Using a hierarchical DfT methodology in high frequency processor designs for improved delay fault testability.

Michael KesslerGundolf KieferJens LeenstraKnut SchünemannThomas SchwarzHans-Joachim Wunderlich
Published in: ITC (2001)
Keyphrases