• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

FPGA implementation of reconfigurable ADPLL network for distributed clock generation.

Chuan ShanEldar ZianbetovMohammad JavidanFrançois AnceauMehdi TerosietSylvain FeruglioDimitri GalaykoOlivier RomainÉric ColinetJérôme Juillard
Published in: FPT (2011)
Keyphrases