Login / Signup

A BW-tracking semi-digital PLL with near-optimal VCO phase noise shaping in low-cost 0.4 µm CMOS achieving 700 fs rms phase jitter.

S. FahmyMarkus DietlPuneet SareenMaurits OrtmannsJens Anders
Published in: NORCAS (2015)
Keyphrases