Login / Signup

Application of local design-for-reliability techniques for reducing wear-out degradation of CMOS combinational logic circuits.

Xiangdong XuanAbhijit ChatterjeeAdit D. Singh
Published in: ETS (2004)
Keyphrases