Login / Signup
TITAC-2: An asynchronous 32-bit microprocessor based on Scalable-Delay-Insensitive model.
Akihiro Takamura
Masashi Kuwako
Masashi Imai
Taro Fujii
Motokazu Ozawa
Izumi Fukasaku
Yoichiro Ueno
Takashi Nanya
Published in:
ICCD (1997)
Keyphrases
</>
delay insensitive
statistical model
computational model
high level
theoretical analysis
asynchronous circuits
neural network
decision making
objective function
control system
input data
mathematical model
network structure
neural network model
prediction model