Login / Signup

Efficient Technique to Reduce Gate Evaluations and Speed Up Fault Simulation.

P. R. Suresh KumarMandyam-Komar SrinivasJames Jacob
Published in: VLSI Design (1993)
Keyphrases