Login / Signup

RL-Sizer: VLSI Gate Sizing for Timing Optimization using Deep Reinforcement Learning.

Yi-Chen LuSiddhartha NathVishal KhandelwalSung Kyu Lim
Published in: DAC (2021)
Keyphrases