Login / Signup

Scheduling of PDE setting and timing tests for post-silicon skew tuning with timing margin: [extended abstract].

Mineo Kaneko
Published in: ACM Great Lakes Symposium on VLSI (2014)
Keyphrases