A simple technique for locating gate-level faults in combinational circuits.

Teruhiko Yamada Koji Yamazaki Edward J. McCluskey

Published in: Asian Test Symposium (1995)

Keyphrases

neural network
learning algorithm
high speed
databases
multiresolution
fault diagnosis
low power