Login / Signup
Using VHDL-Based Fault Injection to exercise Error Detection Mechanisms in the Time-Triggered Architecture.
Joaquin Gracia
Daniel Gil
Juan Carlos Baraza
Pedro J. Gil
Published in:
PRDC (2002)
Keyphrases
</>
error detection
fault injection
error correction
error recovery
hardware implementation
hardware design
fault tolerance
java card
data cleansing
fault isolation
software architecture
fault model
data flow