Login / Signup

Transistor sizing and gate sizing using geometric programming considering delay minimization.

Gracieli PosserGuilherme FlachGustavo WilkeRicardo Reis
Published in: NEWCAS (2012)
Keyphrases