Login / Signup

A design flow for protecting FPGA-based systems against single event upsets.

Luca SterponeMassimo Violante
Published in: DFT (2005)
Keyphrases