Login / Signup
High-level synthesis for FPGA design based-SLAM application.
Mohamed Abouzahir
Abdelhafid Elouardi
Samir Bouaziz
Omar Hammami
Ismail Ali
Published in:
AICCSA (2016)
Keyphrases
</>
high level synthesis
design space exploration
parallel architecture
design process
single chip
real time
image processing
user interface
mobile robot
dynamic environments
efficient implementation
hardware architecture
verilog hdl