Login / Signup

Power-aware partitioning and test time reduction for 3D-SoC.

Sabyasachee BanerjeeSubhashis MajumderBhargab B. BhattacharyaDebesh K. Das
Published in: Innov. Syst. Softw. Eng. (2024)
Keyphrases
  • hardware software co design
  • test data
  • hardware and software
  • statistical tests
  • real time
  • learning algorithm
  • social networks
  • image segmentation
  • similarity measure
  • low power
  • partitioning algorithm