Login / Signup

A High Resolution and Low Jitter 5-Bit Flash TDC Architecture for High Speed Intelligent Systems.

Jagdeep Kaur SahaniAnil SinghAlpana Agarwal
Published in: IntelliSys (1) (2019)
Keyphrases