Login / Signup

Embedded Mixed-Signal IP Development Methodology in 90nm CMOS SerDes FPGAs.

Rakesh H. PatelWilliam Bereza
Published in: CICC (2006)
Keyphrases