Login / Signup

Hierarchical VLSI Fault Tracing by Successive Circuit Extraction from CAD Layout Data in the CAD-Linked EB Test System.

Katsuyoshi MiuraKoji NakamaeHiromu Fujioka
Published in: J. Electron. Test. (1997)
Keyphrases