Login / Signup
A comparison of via-programmable gate array logic cell circuits.
Thomas C. P. Chau
Philip Heng Wai Leong
Sam M. H. Ho
Brian P. W. Chan
Steve C. L. Yuen
Kong-Pang Pun
Oliver C. S. Choy
Xinan Wang
Published in:
FPGA (2009)
Keyphrases
</>
gate array
logic circuits
low power
logic synthesis
low cost
floating gate
delay insensitive
tunnel diode
digital circuits
asynchronous circuits
chip design
high speed
modal logic
real time
analog circuits
proof theory
predicate logic
classical logic
multi valued
pattern recognition