Voltage-aware chip-level design for reliability-driven pin-constrained EWOD chips.

Sheng-Han Yeh Jia-Wen Chang Tsung-Wei Huang Tsung-Yi Ho

Published in: ICCAD (2012)

Keyphrases

high speed
chip design
case study
design process
low power
low cost
data driven
high density
evolvable hardware