Login / Signup

Accurate Layout-Dependent Effect Model in 10 nm-Class DRAM Process Using Area-Efficient Array Test Circuits.

Seyoung KimSeungho YangHyein LimHyein LeeJongwook JeonJung Yun ChoiJaeha Kim
Published in: IEEE Access (2023)
Keyphrases