Login / Signup

Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint.

Sujan PandeyManfred Glesner
Published in: DAC (2006)
Keyphrases