Login / Signup
Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint.
Sujan Pandey
Manfred Glesner
Published in:
DAC (2006)
Keyphrases
</>
high speed
statistical models
communication systems
analog vlsi
statistical information
communication channels
information theoretic
low cost
high bandwidth
statistical analysis
power system
data acquisition
communication cost
high density
information sharing
single chip
low voltage
active power filter