Login / Signup
Clock-gating-aware low launch WSA test pattern generation for at-speed scan testing.
Yi-Tsung Lin
Jiun-Lang Huang
Xiaoqing Wen
Published in:
ITC (2011)
Keyphrases
</>
real time
high speed
power consumption
power dissipation
computing systems
power reduction
data structure
test cases