Buffer planning as an Integral part of floorplanning with consideration of routing congestion.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2005)

Keyphrases