Login / Signup
Jitter Minimization in Digital PLLs with Mid-Rise TDCs.
Luca Avallone
Michael Peter Kennedy
Saleh Karman
Carlo Samori
Salvatore Levantino
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2020)
Keyphrases
</>
search tools
infrared
search engine
packet loss
database
real time
genetic algorithm
image segmentation
database systems
objective function
expert systems
regularization term