Login / Signup

A power optimization method considering glitch reduction by gate sizing.

Masanori HashimotoHidetoshi OnoderaKeikichi Tamaru
Published in: ISLPED (1998)
Keyphrases