Login / Signup
FPGA-Based Subset Sum Delay Lines.
Chung-Yun Wang
Yu-Yi Chen
Jiun-Lang Huang
Xuan-Lun Huang
Published in:
ATS (2014)
Keyphrases
</>
hough transform
line segments
straight line
line drawings
database
application specific
case study
objective function
general purpose
critical path
search engine
single image
field programmable gate array
square error
hardware software partitioning