Roles of the gate length and width of the transistors in increasing the single event upset resistance of SRAM cells.