Power-Down Mode Verification for Hierarchical Analog Circuits.

Maximilian Neuner Helmut Graeb

Published in: SMACD (2019)

Keyphrases

analog circuits
digital circuits
fault diagnosis
power consumption
neural network
wavelet packet transform
model checking
bi directional
genetic algorithm
artificial intelligence
hierarchical model
data mining
coarse to fine
face verification
power dissipation