Login / Signup
Clock Period Minimization of Non-Zero Clock Skew Circuits.
Shih-Hsu Huang
Yow-Tyng Nieh
Published in:
ICCAD (2003)
Keyphrases
</>
high speed
power consumption
duty cycle
objective function
low power
databases
image processing
multiscale
logic synthesis