Efficient Test Circuit to Qualify Logic Cells.

Renato P. Ribas Simone Bavaresco Marcelo Lubaszewski André Inácio Reis

Published in: ISCAS (2009)

Keyphrases

high speed
cost effective
proof theory
delay insensitive
real time
database systems
lightweight
computationally expensive
logical framework
digital circuits
analog circuits