Login / Signup
A Digitally Controlled Oscillator in a 65-nm CMOS process for SoC clock generation.
Eldar Zianbetov
François Anceau
Mohammad Javidan
Dimitri Galayko
Éric Colinet
Jérôme Juillard
Published in:
ISCAS (2011)
Keyphrases
</>
power consumption
low power
high speed
generation algorithm
real time
computer vision
information systems
decision making
hardware and software