Login / Signup

Design of Testable Universal Logic Gate Targeting Minimum Wire-Crossings in QCA Logic Circuit.

Bibhash SenAnik SenguptaMamata DaluiBiplab K. Sikdar
Published in: DSD (2010)
Keyphrases